Design and Analysis of Reduced Test Power in Scan Based Design

Low power VLSI testing is indispensible in switching components and number of hardware/software-based techniques has been still developed to minimize the dynamic power dissipation. In earlier days, primary concerns of VLSI design were focused in area, performance, cost and reliability. But in current years, the design constraints have begun to change because of increasing low power testing. XOR network based techniques have been widely implemented for large scan chain design owing to its high compression ratio. The proposed work explores the reduction of scan power by reducing the number of switching in the XOR network. This work is also associated with Travelling Salesman problem to find out the least number of switching. KeywordXOR network, Scan power, Switching, Travelling Salesman problem, Scan chain.